
PIC16C745/765
DS41124C-page 140
Preliminary
2000 Microchip Technology Inc.
FIGURE 16-11: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING
TABLE 16-8:
USART SYNCHRONOUS TRANSMISSION REQUIREMENTS
FIGURE 16-12: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING
TABLE 16-9:
USART SYNCHRONOUS RECEIVE REQUIREMENTS
Param
No.
Sym
Characteristic
Min
Typ
Max
Units
Conditions
120*
TCKH2DTV
SYNC XMIT (MASTER & SLAVE)
Clock high to data out valid
——
80
ns
121*
TCKRF
Clock out rise time and fall time (Master mode)
——
45
ns
122*
TDTRF
Data out rise time and fall time
——
45
ns
*These parameters are characterized but not tested.
Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
Param
No.
Sym
Characteristic
Min
Typ
Max
Units
Conditions
125*
TDTV2CKL
SYNC RCV (MASTER & SLAVE)
Data setup before CK
↓ (DT setup time)
15
——
ns
126*
TCKL2DTL
Data hold after CK
↓ (DT hold time)
15
——
ns
*These parameters are characterized but not tested.
Data in “Typ” column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
121
120
122
RC6/TX/CK
RC7/RX/DT
pin
125
126
RC6/TX/CK pin
RC7/RX/DT pin
745cov.book Page 140 Wednesday, August 2, 2000 8:24 AM